I. INTRODUCTION
Differential capacitance transducers consisting of ganged two capacitors are widely used for detecting pressure difference, linear displacement, and rotational angle [ 11, [2] . Their principles of detection are based on the complementary changes of two capacitors with the measurand. The capacitance change may be linear or nonlinear. In either case, the accurate and linear representation of the measurand can be obtained by dividing the capacitance difference between two capacitors by their sum. Several techniques have so far been proposed for such a ratiometric signal processing, including switched-capacitor analog-to-digital (AlD) [ 
31, [41,
capacitance-to-frequency [5], [6] , capacitance-to-phase [7] , and capacitance-to-voltage conversion [SI. This paper describes yet another simple interface for the ratiometric signal processing. The interface is basically a relaxation oscillator. Such a configuration has widely been applied to capacitive sensors to detect their capacitance change in the frequency form [5] , [6] . Different from these applications, the interface presented here detects the ratio of two capacitances in the form of the duty ratio. This signal processing in the time domain allows high-speed measurements. In the followings, the interface configuration, the ratiometric operation, the accuracy estimate, and experimental results will be described II. TRANSDUCER MODEL A differential capacitance transducer can be represented by two capacitors with a common electrode, as shown in Fig. 1[8] .
In a linear displacement encoder, the areas of the electrodes change linearly with the displacement x . The capacitances C1 and Cz can then be expressed as follows:
where CO is a total capacitance of the transducer. In a differential pressure transducer, on the other hand, the spacings between the electrodes change linearly with the pressure difference x. Therefore, C, and C2 are expressed as (dl T4 Fig. 3 . The integrator in each state the measurand x can be detected independently of the total capacitance CO by the following ratiometric operation:
INTERFACE CIRCUITRY
The circuit diagram of the interface circuit to perform the ratiometric operation is shown in Fig. 2 . The interface consists of an integrator followed by a comparator. The output of the comparator is fed back to the integrator to sustain the relaxation oscillation.
Two capacitors C1 and Cz of a differential capacitance transducer are multiplexed by diodes D1 and D2 to form the integrator Al. The multiplexing is made automatically depending on the outputs V1 and V, of the integrator and the comparator, respectively.
For the moment, diodes are assumed to be ideal switches. This assumption is reasonable because the diodes are incorporated into the feedback path of the op-amp Al. R1=RZ=R3 is also assumed. Op-amp A2 then forms the adder with the weight -1. The adder operates, in fact, as the inverting voltage follower, because DI and Dz never turn on simultaneously.
Depending on the switch conditions, the operation of the oscillator is divided into four states Ti ( i=l, 2, 3, 4) . The integrator and waveforms in each state are shown in Fig. 3 and Fig. 4 , respectively.
In the T1 state, when the output of the comparator is high (V., = Vu) and the output of op-amp Al is positive, the capacitor Cz is charged through & with the polarity opposite to that shown in Fig. 3(a) . The output of Al thus decreases linearly, as shown in Fig. 4 . This operation continues until the output of AI is zero and D2 is switched off. The initial voltage of C2 is Vd. The duration T1 is then given by T1= CzlitvdV,.
(4)
The diode DI is now forward-biased and the operation is switched to the T2 state. The integrator on this state charges C1 with the polarity shown in Fig. 3(b) . This decreases the output of AI until it reaches -Vu, the threshold voltage of the comparator. T2 is thus given by T, = CIR, .
(5)
T2 is independent of the voltage, because the integrator is driven by the threshold voltage of the comparator.
When the output of A, reaches the threshold voltage, the output of the comparator changes to -Vd, and the operation is switched to the T3 state. In this state, the integrator charges C1 with the polarity shown in Fig. 3(c) . This operation continues until the output of A1 is zero and Dt is switched off T3 is then given by
When VI reaches zero, Dz is now forword-biased, and the operation is switched to the T4 state. The integrator in this state charges C2 with the polarity shown in Fig. 3(d) . This increases the output of AI until it reaches Vd , the threshold voltage of the comparator. T4 is given by
T4 is also independent of the voltage.
The comparator & performs the trianguler-to-rectangular
waveform conversion, to produce the output of the interface.
The high-level duration TH and the low-level duration of the output pulse are given by T, = T1+ T4 = C,bWd+VU)/V, 9 (8) TL = Tz T 3 = c,&Wd+vu)Nd .
(9)
The duty ratio D is thus where, c, ( 1--3.
Ev = c, -+c, V U Vd
If Vu = vd, then is zero and the duty ratio corresponds exactly to the capacitance ratio. The duty ratio can be measured easily by means of gating a high-frequency clock.
The measurement is accomplished in one cycle of the output pulse. Therefore, the interface shown in Fig. 2 allows the high-speed signal processing of a differential capacitance transducer. The analog equivalent of the capacitance ratio can also be obtained, if desired, by low-pass filtering the output pulse.
IV. ACCURACY
Error sources involved in the interface are the voltage unbalance v,,/vd, mismatch between R1 and Rz, and offset voltages V,ff of op-amps and comparators. To eliminate the voltage unbalance effect, the interface is modified as shown in Fig. 5 . The modification is based on the fact that T2 and T4 given by (5) and (7), respectively, do not depend on the voltage. This configuration has another advantage that nonideal performances of diode switches have no effect on the accuracy, either. Waveforms observed in the improved interface are depicted in Fig. 6 . In the figure, T, is defined as the period during which the comparators A3 and & both assume the high level, while T, as the period during which A3 and & both assume the low level. During T5, the integrator Al keeps charging C1 by the current (Vu -Vom)/R, and V3 slews from (aVu-VOff4) up to (Vu -Vom). T, is thus given by During T,, on the other hand, the integrator AI keeps drawing the current (vd + Vom)& from C2 and V, slews from (-ctvd-v0~4) down to (-vd -v,,) . T6 iS thus given by From (1 2) and (1 3), one can obtain the first order expression of the capacitance ratio :
where,
The first term represents the error due to the resistance mismatch and the second term due to the offset voltages. The error due to each source is evaluated for x ranging from -0.5 to 0.5 using following typical values; Vd = Vu= 10 V, E~ = 1 10" 0.75 10" Voff = 0.8 mV 0.69~ lo3 R l z R 2 r R 3 = 1 WZ, CO = C1 + C2 = 2 pF, 0120.1. The results are listed in Table 1 , indicating that a resolution higher than 0.1% can be expected from this simple interface.
V. PROTOTYPE INTERFACE A prototype interface based on Fig. 2 was breadboarded using off-the-shelf op-amps (LF411). To evaluate its performance, a ganged parallel plate capacitor was used as a transducer [8]. The 30 MHZ clock was used for the duty ratio measurement.
The capacitances C1 and Cz are given by (2) with x being the displacement of the inner electrode from the center of two outer electrodes. The total capacitance CO is 3 pF or 6 pF. To evaluate the resolution, measurements are repeated with CO being 3 pF. The standard deviation in the capacitance evaluated from the duty ratio measurements is 60 aF, which corresponds to 2 x 10 % resolution. These results confirm the accuracy estimate in the previous section.
VI. CONCLUSIONS
An interface circuitry was presented for ratiometric signal processing of a differential capacitance transducer. Circuit analyses have shown that a resolution higher than 0.1 % is easily achievable with this simple configuration. The prototype interface built using off-the-shelf components has confirmed the circuit analyses and demonstrated the validity in practical applications.
The ratiometric signal processing is performed in the timedomain by measuring the duty ratio of the output signal. Therefore, the interface proposed here allows high-speed measurements. The sampling speed higher than 5 ksps (samples per second) can be expected from using high-speed comparators. A one-chip implementation and applications to practical transducers are fkture works.
